Tech jobs
Job listings
AI System Architect
Design AI inference systems and memory architectures, optimizing performance, power, and bandwidth for AI/ML workloads while collaborating with hardware and software teams.
Staff Hardware Systems Engineer
Lead hardware bring-up, validation, and production support for Crusoe’s AI compute systems, focusing on PCIe, InfiniBand, and NVMe/storage to ensure reliability and performance at scale.
Senior Hardware Systems Engineer
Design, debug, and validate high-performance AI compute hardware (GPU/CPU) with focus on PCIe, InfiniBand, and NVMe/storage to ensure reliable, scalable production systems.
System Design Engineer, AI Cluster Storage Architect
Design and benchmark storage architectures for AI/HPC clusters, authoring reference guides and reproducible experiments to guide AMD’s customers and internal teams on hardware and software choices.
Senior Design Verification Engineer
Senior engineer verifying complex processor designs using SystemVerilog/UVM, formal tools, and coverage-driven flows to ensure functional correctness of Network-on-Chip IPs and SoCs.
System Validation Technical Program Manager
Leads end-to-end validation of AI and hyperscale server platforms, coordinating electrical, firmware, and system-level tests to ensure product readiness and compliance.
SoC Architect
Design next-generation Adaptive SoCs, balancing compute, memory, AI, and high-speed I/O while optimizing power, signal integrity, and package-board co-design.
Design Verification Engineer
Verify and validate AMD’s next-gen GPU and SoC designs using SystemVerilog/UVM, emulation platforms, and formal methods to ensure silicon meets performance, power, and functional specs.
System Validation Technical Program Manager - Server
Lead end-to-end validation of AI and hyperscale server platforms, coordinating electrical, firmware, and system-level testing across board, system, and rack levels.
Principal Software Quality Engineer, GPU & Machine Learning
Lead ROCm software validation for AMD Instinct GPUs, defining test architecture, CI/CD pipelines, and release gates for AI/ML and HPC workloads across multi-node systems.
Embedded Software Engineer, Physical AI
Develop embedded C/C++ software and Linux platform support for AMD Adaptive SoCs and Ryzen AI Embedded processors, building computer vision, graphics, and edge AI pipelines for robotics and industrial automation.
Senior Software Engineer, AI
Build and optimize the Triton compiler and runtime for AMD GPUs to enable scalable, distributed AI workloads across multi-GPU systems.
Software/System Design Engineer, ADAS Products
[XC-CP] SW/システム設計エンジニア(ADAS製品)_SW/System Engineer (ADAS) Location: Yokohama, jp 企業概要…
Senior Technical Expert, Automotive HPC Embedded Platforms
Lead a team to architect and deliver embedded software stacks for automotive high-performance computing platforms using Linux/QNX/Android, focusing on real-time and application cores.
Digital Design Designer
Designs digital IP blocks and SoCs for automotive systems, writing RTL in Verilog/VHDL and collaborating with verification, physical implementation, and validation teams.
IVI Hardware Architecture - Technical Specialist
Senior role defining and governing the hardware architecture for Ford’s in-vehicle infotainment ECUs, including power delivery, processing, memory, storage, and high-speed interfaces, with hands-on validation and supplier leadership.
IVI Hardware Architecture - Technical Specialist
Senior role defining and governing the hardware architecture for Ford’s in-vehicle infotainment ECUs, including power delivery, processing, memory, storage, and high-speed interfaces, with hands-on lab work and cross-functional sign-off.
Senior Hardware Technician
Senior Hardware Technician builds, configures, and tests Oracle server hardware in a lab, performing PCB rework, system bring-up, and validation while maintaining lab readiness and collaborating with engineers.
Software Engineer - Onboard Platform
Builds backend services for an automated-driving platform that integrates with Ford vehicles, focusing on L3 autonomy features.