Tech jobs

Staff RTL Design Engineer

Open 15d APACStaff

RTL (NOC) Design - Staff Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware…

verilog virtualization

RTL Design Engineer, Peripherals

cpp fpga perl python verilog

RTL Design (Peripherals) - Staff Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware…

Security RTL Design Engineer

ai automation cpp perl python +3 skills

Security RTL Design Engineer-Sr Lead/Staff Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group >…

RTL Design Engineer

ai automation fpga git pcie +6 skills

Senior IP Micro-architect (RTL) - Staff/Sr Staff Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group…

Senior CPU Design Verification Engineer

Open 15d APACSenior

assembly cpp fpga jtag verilog

CPU Design Verification - Sr Engineer Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group >…

CPU Design Verification Engineer

Open 15d APACPrincipal

assembly cpp fpga jtag verilog

CPU Design Verification - Principal Engineer Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group >…

Senior Design Verification Engineer

Open 15d APACSenior

SMMU Senior Lead Design Verification Engineer Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group…

fpga verilog

RTL Design Engineer

RTL Design - Sr Lead Engineer Location: Noida, Uttar Pradesh, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group >…

fpga pcie verilog

Design Verification Engineer

ai assembly automation bash fpga +5 skills

DSP / NPU Staff Design Verification Engineer Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group >…

Design Verification Engineer

LPASS Design Verification Sr Lead Engineer Location: Bangalore, India Department: Hardware Engineering Work Location: onsite Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group >…

fpga perl python verilog

hophr

HPC SoC Timing Design Engineer/Leader

Open 23d On-siteAPAC

Japan

We're hiring an HPC SoC Timing Design Engineer/Leader for a global semiconductor company developing flagship automotive SoCs — large-scale chips integrating CPU, cache, memory, high-speed interfaces, AI, video,…

ai hpc verilog

Anodize

Open 47d North AmericaLead

Lead SoC Design Engineer

United States

Lead the design of a next-generation edge SoC for a stealth startup, defining microarchitecture, driving PPA tradeoffs, and integrating high-performance IP to power a custom computing platform.

cad systemverilog verilog

Analog Devices

Open 25d APACFull-timeStaff Licensed UK sponsor H-1B sponsor history

Staff Design Verification Engineer

ai automation bash cpp fpga +6 skills

Design verification engineer leading pre-silicon verification for complex SoCs, using UVM, SystemVerilog, and formal methods to ensure correctness of AI/ML accelerators, processors, and interconnects.

Texas Instruments

Digital Design Engineer

Open 25d APAC

automation microcontrollers perl python tcl +1 skills

Designs and integrates ARM-based microcontroller subsystems for automotive applications, collaborating with cross-functional teams to deliver robust SoC solutions for modern vehicles.

Nokia

ai api cpp ethernet linux +4 skills

SoC/FPGA Engineer

Open 25d HybridEurope

Italy

Designs and verifies ASIC/FPGA chips for high-speed optical transmission systems, using VHDL/Verilog and industry tools to optimize performance and power in coherent networking hardware.

34 491 – 77 884 €

Nokia

ai api cpp fpga linux +5 skills

SoC/FPGA Engineer

Open 25d HybridEurope

Italy

Designs and verifies ASICs and FPGAs for high-speed optical transmission systems, implementing signal processing algorithms and collaborating with global teams to optimize power and performance.

34 491 – 77 884 €

Intel

IP RTL Senior Design Engineer

Open 24d APACSenior

firewall observability verilog

Designs and implements secure, high-performance IP blocks for Intel’s Unified Chassis, focusing on AXI/APB bridges, ECC/parity schemes, and RAS/debug telemetry for SoC reliability.

Intel

ai cloud systemverilog verilog

Security Hardware Integration Engineer

Open 24d HybridMENA

Israel

Integrate hardware security IP (RoT, crypto engines, HSMs) into AI-focused SoCs, define secure boot/attestation, and architect protections against physical/side-channel attacks for data-center hardware.

Intel