Tech jobs

bash fpga linux perl python +5 skills

Hardware Design Engineer - Level 3

Open 22d CIS

Moldova

Designs and tests integrated circuits, ASICs, and FPGAs for signal processing; reverse-engineers hardware/firmware using VHDL, Xilinx tools, and Linux.

Samsung Semiconductor

Open 72d North AmericaStaff H-1B sponsor history

Senior Staff Engineer, Design Verification

ai automation candidate-experience cpp fpga +4 skills

Designs and automates verification environments for AI accelerator IP blocks using UVM, SystemVerilog, and C/C++, ensuring functional and performance validation.

189 000 – 301 000 $

Samsung Semiconductor

Open 72d North AmericaStaff H-1B sponsor history

Staff Engineer, Design Verification

ai automation candidate-experience cpp fpga +4 skills

Builds and automates verification environments for AI accelerator IP blocks using UVM, SystemVerilog, and C/C++ to ensure functional and performance correctness.

163 000 – 253 000 $

Inversion

Open 40d North AmericaFull-time

RF Test Engineer II

automation data-quality fpga labview matlab +3 skills

Designs and runs RF test plans for spacecraft telemetry systems, validating flight hardware from lab benches to mission-ready status using spectrum/network analyzers and automation scripts.

106 000 – 150 000 $

Astera Labs

Open 59d North AmericaPrincipal H-1B sponsor history

Sr. Principal Program Manager, ASIC Post-Silicon Engineering

ai cloud confluence ethernet fpga +5 skills

Leads post-silicon engineering programs for AI connectivity ASICs, coordinating silicon bring-up, validation, and manufacturing release across cross-functional teams.

205 000 – 250 000 $

Bosch Group

Open 19d North AmericaFull-time

Electrical Hardware Engineer

Design analog/digital circuits and verify hardware for automotive aftermarket products, managing changes and obsolescence.

embedded-software fpga

85 000 – 128 000 $

SK Hynix Memory Solution

Open 22d North AmericaStaff

Staff Firmware Test Developer

agile automation ci-cd cloud cpp +7 skills

Develop and execute firmware verification plans for NVMe and SSD protocols using Python, C/C++, and JavaScript; automate tests and analyze failures to improve SSD firmware quality.

110 000 – 160 000 $

Peripherals Design Verification Engineer

Open 15d APAC

ethernet fpga pcie perl python +1 skills

Designs and verifies peripheral IP blocks (PCIe, CXL, USB, Ethernet) using SystemVerilog/UVM, coverage-driven random testing, and C-based reference models.

Computer Vision Engineer

Open 15d North America

ai analytics computer-vision cpp deep-learning +9 skills

Develop and optimize computer vision and video processing algorithms for Qualcomm’s Snapdragon-powered devices, mapping them to hardware accelerators and deploying on-device.

148 300 – 222 500 $

SpaceX

Open 19d North AmericaFull-timeSenior

Sr. PCB Designer (Starlink)

altium assembly automation fpga

Designs and routes complex PCBs for Starlink hardware, partnering with engineers to optimize layouts for RF, power, and digital circuits using tools like Mentor Xpedition or Altium.

Staff Design Verification Engineer

Open 15d APACStaff

automation ethernet fpga pcie perl +3 skills

Design verification engineer building UVM testbenches for high-speed interconnects (PCIe, CXL, AXI) to ensure ASIC/subsystem correctness before tape-out.

Infrastructure Design Verification Staff Engineer

Open 15d APACStaff

Designs and verifies hardware infrastructure, focusing on DDR subsystem verification for Qualcomm’s next-gen products. Uses UVM, SystemVerilog, and debug tools to create test plans, integrate verification IP, and ensure high-quality verification of digital/analog/RF systems.

fpga verilog

cpp embedded-systems fpga python quantization +2 skills

Video Codec Design Engineer

Open 15d APAC

Taiwan

Video Codec Design Engineer, up to Staff Location: Taipei, Taipei City, Taiwan Department: ASICS Engineering Work Location: onsite Company: Qualcomm Semiconductor Limited Job Area: Engineering Group, Engineering Group…

CPU Physical Design Engineer

Open 15d APAC

cpp fpga perl python tcl +1 skills

Designs and optimizes CPU physical layouts using Place & Route tools (FC/Innovus), STA (Primetime/Tempus), and UPF/CPF for low-power, high-speed ASICs.

Senior RTL Design Engineer, DDR

APACSenior

Designs and validates RTL for DDR memory interfaces and low-power SoCs, ensuring timing closure and compliance with AHB/AXI protocols.

automation fpga

scalian

Avionics Hardware Engineer

Open 19d Europe

Italy

Design and verify FPGA/electronic hardware for avionics systems using VHDL/Verilog, schematics, and lab testing; collaborate on safety-critical projects.

fpga verilog vhdl

Google

automation cpp ethernet express fpga +7 skills

Emulation Hardware Engineer, Google Cloud

Open 19d MENA

Israel

Develop and maintain emulation models and infrastructure for Google’s custom silicon, scripting automation and debugging hardware flows to accelerate product development.

comind

ai ci-cd cloud cpp cuda +9 skills

Software Engineering Manager

Open 19d On-siteUKLead

United Kingdom

At CoMind, we are developing a non-invasive neuromonitoring technology that will result in a new era of clinical brain monitoring. In joining us, you will be helping to create cutting-edge technologies that will…

Infineon Technologies