An RTL Design Engineer who develops and implements design verification strategies for ASICs — AI chips hard-coded for specific machine learning model architectures. Day to day involves ensuring the chips operate correctly and efficiently while working closely with state-of-the-art ML architectures, on-site in Cupertino, CA.
Sign in to see your match