Architects, develops, and integrates RTL and reusable IP for Fortaegis' FPGA and ASIC-based semiconductor products — writing SystemVerilog/Verilog, running synthesis and timing closure with EDA tools (Vivado, Synopsys, Cadence), and collaborating with verification, architecture, and software teams. On-site in Amsterdam.
Sign in to see your match