Search jobs right inside Claude, ChatGPT or Cursor. Connect freehire over MCP — free, no account needed to search.
Designs and debugs FPGA prototypes by converting ASIC RTL to FPGA, writes test benches, and develops hardware companion boards.
Senior FPGA Design Engineer converts ASIC designs to FPGA, writes RTL conversion scripts, debugs hardware/firmware issues, and collaborates with global teams using Verilog/VHDL and FPGA tools.
We couldn't check your fit for this role — add a CV to your profile to see it next time.