Digital IC design engineer at Rapidus, a young Japanese venture mass-producing cutting-edge 2nm logic semiconductors. Builds and QA-tests PDKs (DRC/EMIR rules, DRM), deploys and maintains Cadence EDA design flows, automates layout with Python/Tcl scripts, and supports the in-house Raads AI design-assistance system. Tokyo HQ, with domestic/overseas transfers.
Connect over MCP — free, no account needed to search.