瑞鼎科技股份有限公司
Open positions
1 job
2 views last week
FPGA設計與合成-車用(台南)
APAC
Taiwan
Central and Western District, Tainan City1. FPGA驗證平台開發 2. FPGA timing constraint、synthesis and timing closure 3. Verilog Coding and Simulation 4. Xilinx ISE/Vivado, Altera Quartus II Implementation 其他工作條件限制: 1. 熟悉Xilinx及Altera FPGA 2. 熟悉I2C/SPI、eDP、iSP…
FPGA Verilog