Designs and optimizes high-performance FPGA/SoC solutions in VHDL/Verilog on Xilinx 7-Series/UltraScale and Zynq platforms, building DSP and RF/SDR signal-processing chains with Vivado. Full-time hybrid role in Warsaw at a dual-use startup building RF intelligence solutions for defense.
Sign in to see your match