Tessolve
Open positions
1 job
2 months ago
Lead RTL Design Engineer
APACLead
India
Job Description : Key Responsibilities : - Develop high-quality RTL using Verilog/SystemVerilog based on architecture and design specifications. - Define and review microarchitecture for complex IPs and SoC subsystems.…
Bash Firmware Git Perforce Perl +5 skills