The Growth Hive
Open positions
1 job
2 weeks ago
Design Verification Engineer - UVM/System Verilog
APAC
India
Job Description: - M.Tech/B.Tech in Electronics and Communication Engineering or related field. - Proficiency in Verilog, System Verilog and UVM methodology. - Ability to develop VIPs. - Write test plans based on the…
Automation C PCIe Perl Python +3 skills