Verifies and validates memory circuits, memory IP, and full-chip designs at a semiconductor company in Hyderabad: runs SPICE/FastSPICE and gate-level simulations, analyzes SRAM/DRAM timing across PVT corners, and builds testbenches and regression automation using Verilog/SystemVerilog and scripting like Python or Tcl.
Sign in to see your match