Analog High-Speed I/O Design Engineer

Position 1: Analog High-Speed I/O Design Engineer — 4 Candidates Location: San Jose, CA Experience: 8–15 years ( not more than 15 years) Key Skills: Analog High-Speed I/O, SerDes, DDR, HCSL Target Profile: Hands-on experience in high-speed analog I/O circuit design and development.