APR Physical Design Engineer

1.Responsible for ASIC Backend / Physical Implementation, including floorplan, power plan, physical synthesis, clock tree synthesis, routing, si, DFM, DRC/LVS in both hierarchical and low power designs.
2.Responsible for Physical Design flow research, development and automation.