Layout-IC佈局工程師
Posted Updated 1
view
Description
1. Support the layout project
i. ESD/Latch up
ii. Power block,Band gap/VDC/charge pump
iii. sub-block integration
iv. DRC & LVS verification
2. The following skills would be a strong plus
i. Memory periphery and IO layout
ii. Full chip integration
iii. Skill and pcell experience