Low-Power ASIC Design & Verification Engineer (Equity) in , us

NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products.
Ideal candidates will hold a relevant degree and possess knowledge of low-power design techniques and processor architecture. The position offers a competitive salary range of $100,000–$166,750 for Level 1 and $116,000–$189,750 for Level 2, alongside equity and additional benefits.

#J-18808-Ljbffr