RTL Design Team Lead - FPGA / ASIC
Summary
Lead a team designing RTL for FPGA/ASIC signal-processing IP used in 5G base stations and satellite communications.
Lead a team designing RTL for FPGA/ASIC signal-processing IP used in 5G base stations and satellite communications.