Leads physical design (backend) implementation of complex SoC/silicon for Astera Labs' AI and cloud connectivity products — owning blocks from architecture to GDSII through synthesis, place & route, CTS, STA, physical verification and timing/formal closure using Cadence/Synopsys flows at 16nm and below (ideally 7nm or less).
Sign in to see your match