Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
NVIDIA is seeking interns for 12-week hardware ASIC design roles, focusing on tasks like RTL design, verification, and physical design. Interns will work on projects impacting AI, robotics, and accelerated computing using tools like SystemVerilog, C++, and Python.
NVIDIA is seeking M.S. or Ph.D. students for a 12-week Hardware Design for Test (DFT) internship. Interns will work on hardware testing architectures, digital design, and silicon debug using tools like Synopsys and Cadence.
NVIDIA offers 12-week hardware engineering internships for students pursuing degrees in electrical or computer engineering. Interns work on projects across system validation, hardware design, mechanical engineering, and silicon solutions using tools like Python, Verilog, and various CAD software.
RELOCATION ASSISTANCE: Relocation assistance may be available CLEARANCE REQUIRED FOR START: Yes CLEARANCE TYPE: Top Secret TRAVEL: Yes, 10% of the Time Description At Northrop Grumman, our employees have incredible…
An intern designs ultra-low-latency FPGA systems for trading infrastructure, working with hardware design, RTL, and performance optimization alongside a small engineering team.
Trainee Hardware Design Engineer (Wearables / MedTech) Dundee £30,000 - £35,000 Training Progression Company Benefits Are you an Trainee Hardware Design Engineer or similar that wants to work with the go to names in…
Design and validate compute/sensor hardware for autonomous vehicles, from schematics to production, collaborating with firmware and software teams.
Intern designs FPGA/ASIC hardware for ultra-low latency trading systems, coding in SystemVerilog/Python and bringing designs to life on real silicon.
Core Debug Engineer at AMD verifies next-gen microprocessor designs, collaborates with RTL engineers, and resolves complex logic bugs to ensure functionality and architectural compliance.
Company Overview At Motorola Solutions, we believe that everything starts with our people. We’re a global close-knit community, united by the relentless pursuit to help keep people safer everywhere. We build and…
Trainee Hardware Design Engineer (Wearables / MedTech) Dundee £30,000 - £35,000 + Training + Progression + Company Benefits Are you an Trainee Hardware Design Engineer or similar that wants to work with the go to names…
Designs ultra-low-latency FPGA-based trading systems in VHDL/Verilog, optimizing hardware for nanosecond-scale financial market applications.
A PhD internship at Google Cloud and AI Infrastructure in Israel, focusing on co-designing hardware (CPUs, TPUs, SoCs) and software stacks to advance AI and cloud systems. Daily work spans algorithmic innovation, system architecture, hardware design, and performance optimization for Google’s custom silicon.
Designs high-speed hardware solutions (FPGAs) for ultra-low-latency trading systems, collaborating with traders and engineers to optimize network infrastructure and algorithmic trading components using VHDL/Verilog.
FPGA Internship where the intern builds latency-critical hardware systems for trading, working on parallel algorithms, networking interfaces, and FPGA applications using VHDL/Verilog/SystemVerilog.
Intern designs FPGA/ASIC hardware for ultra-low-latency trading systems, writing RTL in SystemVerilog, verifying with vendor tools, and deploying to live silicon.
Build ultra-low-latency trading systems using FPGA hardware, VHDL/SystemVerilog, and Python/C++ in a fast-paced quantitative trading environment.
Designs, tests, and validates electronic hardware and PCBs for imaging, sensing, and instrumentation systems using ECAD tools and lab equipment.
Designs and validates high-performance power systems for advanced networking hardware, collaborating across teams to deliver scalable AC/DC solutions and cooling architectures.
We couldn't check your fit for this role — add a CV to your profile to see it next time.