Principal Digital Design Engineer at Astera Labs in Taipei will architect and implement complex digital blocks for high-performance AI connectivity silicon, owning designs from micro-architecture through silicon bring-up. Core technologies: RTL design, Cadence/Synopsys flows, PCIe/Ethernet/DDR protocols, timing closure, DFT, and UVM verification.
Sign in to see your match