Leads full-chip or major-subsystem SoC integration for a silicon-photonics AI-inference chip startup, owning top-level integration flows and cross-domain decisions across DFT, power, timing, and interconnect/data-fabric architecture, plus hiring and mentoring engineers. Onsite in Austin, TX or San Jose, CA using advanced-node design flows (e.g., Cadence).
Sign in to see your match