Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Leads Agile Release Trains and PI Planning for a product team using SAFe and Agile practices, coordinating distributed teams with Jira and Azure DevOps.
The Senior/Lead Java Developer will design and operate highly scalable Java applications and event-streaming architectures using Apache Kafka for the financial services sector.
Senior SAP ABAP developer responsible for creating customized applications, focusing on SAP technologies.
The System Administrator will provide tailored IT and infrastructure services to a diverse client base at an established IT systems house. The role involves managing network and infrastructure solutions for clients.
A Senior Full-Stack Quality Engineer ensures end-to-end quality for web apps, APIs, and data workflows in a fast-moving team using AI tools. They design automation with Playwright/TypeScript, validate backend logic via SQL/API testing, and integrate quality checks into CI/CD pipelines while troubleshooting cloud infrastructure.
Leads the design and implementation of ServiceNow solutions for enterprise clients, focusing on IT service management, IT business management, and HR service delivery. Works with global Fortune 100 companies to architect scalable, secure, and efficient digital workflows.
The Consultant DevSecOps/Application Security role involves creating security concepts and managing application security within a large global technology services firm. The position requires expertise in DevOps, software development, and security practices to support enterprise clients.
The Senior Consultant SAP Security will provide expert consulting services for SAP security infrastructure within a global technology services firm. The role involves designing and implementing secure SAP environments for large-scale enterprise clients.
QA Engineer position for 2022–2024 graduates at Riverbed in Bangalore; the posting does not specify day-to-day tasks or core technologies.
Designs and implements cloud-based data and AI solutions using Microsoft Fabric, Power BI, and Azure AI for customers, translating business needs into measurable outcomes and governance-aligned roadmaps.
Build data-driven features for Apple's large-scale batch compute platform, turning job behavior data into predictions and optimizations. Stack centers on Go, Python, or C++ with distributed systems, Kubernetes/Slurm, and infrastructure instrumentation.
Designs and builds scalable data pipelines with Microsoft Fabric/Foundry and Azure to integrate structured/unstructured data, enabling AI/agent solutions while ensuring governance and security in production environments.
Lead end-to-end delivery of GenAI-powered applications for ANZ customers at AWS, owning production-grade code across frontend, backend, and AI capabilities while mentoring engineers and setting technical standards.
Builds and deploys full-stack features using Laravel, React, and AWS, collaborating closely with founders to drive product impact in a fast-moving startup.
Hands-on Delivery Consultant combining full-stack engineering and cloud architecture to deliver AWS consulting engagements, spanning modern frontends to cloud-native backends.
Senior Solution Engineer designing enterprise automation solutions (ANOW! Suite) for clients in finance, healthcare, and logistics, demonstrating and integrating Workload Automation tools with cloud and DevOps practices.
Designs and develops complex ASIC modules for high-performance networking chips, focusing on architecture, RTL implementation, verification, and power/performance optimization. Leads cross-functional teams and mentors junior engineers.
The ASIC Design Engineer will develop high-speed networking chips from specification to netlist, working on micro-architecture, RTL implementation, and timing closure. The role involves collaborating with verification and physical design teams to ensure high-performance silicon for networking hardware.
Design high-speed networking ASICs from spec to netlist using Verilog/SystemVerilog, work with physical design for timing closure, and collaborate with verification teams.
This role involves developing and maintaining ASIC physical design flows and automation using tools like Cadence Innovus and Synopsys Fusion Compiler. The engineer will partner with design teams to ensure high-quality silicon implementation through floorplanning, timing closure, and signoff.
We couldn't check your fit for this role — add a CV to your profile to see it next time.
){kind=logo}