Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the…
Builds firmware and device-software for photonic AI processors and interconnects, integrating with Linux, CMIS, OpenBMC, and DMTF to enable secure, telemetry-rich data-center control.
Electrical integration engineer designing and validating high-performance compute solutions for Apple data centers, owning schematic capture, board layout guidance, simulation, bringup, debug, and factory build support.
Principal Software Engineer at Microsoft leads firmware development for AI accelerators and cloud silicon platforms, focusing on ANC and Compute Domains using C/C++ and Python.
Designs and develops high-speed, high-density trading hardware (PCBs, custom silicon, antennas) for financial markets, from schematic capture to production, while collaborating with multidisciplinary teams to optimize performance and latency.
Senior engineer building low-power wireless software for Ambiq’s Apollo Blue chips, focusing on OpenThread and embedded RF solutions while optimizing energy efficiency.
Leads architecture and development of embedded imaging firmware for ARM Cortex-M SoCs, integrating camera sensors via MIPI CSI-2 and optimizing image/video pipelines for power efficiency.
Senior engineer building low-power Bluetooth firmware for Ambiq’s Apollo Blue chips, integrating wireless stacks, debugging RF issues, and optimizing energy efficiency in embedded systems.
Build embedded C/C++ firmware for real-time motor controls and power-electronics platforms, ensuring safety and performance under ISO 26262 and MISRA standards.
Senior Firmware Engineer doing hands-on, low-level bare metal and embedded Linux development on MCU and dual-processor hardware, including device drivers, secure boot, and hardware-in-the-loop testing using C/C++, RTOS (Zephyr), and STM32/Cortex-M.
Job Overview: Arm produces an extensive set of development, debug and telemetry tools designed to help customers achieve success in deploying our AGI CPU Platform. We are looking for an experienced software and tooling…
The Senior Firmware Engineer will design, develop, and maintain firmware for scientific instruments like SEM and mass spectrometers. The role involves embedded system architecture, hardware integration, and cross-functional collaboration using C and ARM Cortex platforms.
The Member of Technical Staff will design, develop, and maintain embedded software, device drivers, and Board Support Packages (BSPs) for mission-critical RTOS platforms. This senior role involves leading engineering teams, performing hardware-software integration, and ensuring high-quality system performance using C/C++.
RESPONSIBILITIES Own or lead SLT debug for customer-return, qualification and factory-reported failures. Analyze boot failures, POST errors, hangs, resets, crashes, performance anomalies, device-enumeration issues and…
Responsibilities Lead or contribute to component debug for customer-return and manufacturing-test failures using production ATE and electrical characterization methods. Debug and optimize ATE test programs, test…
Lead embedded software engineer designing and developing C/C++ applications and algorithms (signal processing, real-time control, sensor fusion/tracking) for medical devices.
Firmware engineer developing embedded firmware in Linux environments using C/C++, working with bare-metal or RTOS applications and communication protocols like I2C, SPI, and CAN.
Job Details: Job Description: As a SoC Functional Validation Engineer, you will play a pivotal role in shaping Intel's next-generation products by ensuring the functionality, reliability, and performance of our…
Lead embedded software architecture and hardware/software co-design for semiconductor platforms at Analog Devices in Limerick, working with C/C++, RTOS, FPGA/SoC, and JTAG debugging tools.
Designs and optimizes FPGA-based digital signal processing for RF systems, translating algorithms into real-time HDL implementations while collaborating with hardware and software teams in a space-focused startup.
We couldn't check your fit for this role — add a CV to your profile to see it next time.