Tech jobs — page 14 · freehire

/

Search jobs inside your AI agent. Grok Bot Connect over MCP — free, no account needed to search.

3.7K jobs

Posted Sort

3,693 jobs Posted Sort

Credo Technology Group

Senior Staff ASIC Design Engineer

NewBe an early applicant On-siteNorth AmericaStaff

Front-end ASIC design engineer responsible for RTL implementation and verification of complex logic blocks, supporting synthesis, DFT, STA, tape-outs, and chip bring-up at a high-speed interconnect semiconductor company. Core tech includes Verilog/SystemVerilog, Serdes, Ethernet, UVM, and timing analysis.

AI Analytics Asic Bash Ethernet +9 skills

160K – 230K $

Reliable Robotics Corporation

Sr. FPGA Design Engineer

NewBe an early applicant On-siteNorth AmericaFull-timeSenior

Sr. FPGA Design Engineer on the flight software team at Reliable Robotics, designing, simulating, synthesizing, integrating, and testing FPGAs for the flight computer and air-to-air radar in its aircraft autonomy stack. Core skills: VHDL/Verilog/SystemVerilog and industry-standard FPGA design, simulation, and synthesis tools.

Agile Asic Firmware FPGA Networking +4 skills

215K – 300K $

Alten Technology

Embedded Software Engineer

NewBe an early applicant North AmericaContract

Senior embedded software engineer at ALTEN Technology USA who designs, develops and debugs embedded control software for aerospace power electronics — 3-phase active rectifiers, motor control, DC-DC converters and AC drives — using C/C++ on DSP microcontrollers, with MATLAB/Simulink modeling, testing and DO-178 process documentation.

Assembly Bash C++ Embedded Systems Firmware +11 skills

115K – 130K $

Staff Digital Design Engineer

Open 131d North AmericaFull-timeStaff H-1B sponsor history

Designs, implements, and validates FPGA-based digital microarchitectures using Verilog/SystemVerilog for quantum computing systems in Palo Alto.

AI Fiber Firmware FPGA Rtl +2 skills

210K – 235K $

Celero Communications, Inc.

Senior ASIC Design Engineer - DSP/Analog/SerDes

NewBe an early applicant North AmericaSenior

Senior ASIC Design Engineer Celero Communications is an exciting and fast-growing semiconductor startup developing innovative technologies that power next-generation AI and data center infrastructure. Our products…

AI Asic Automation MATLAB Networking +8 skills

达摩院-Foundation IP 高级专家-计算技术

NewBe an early applicant APAC H-1B sponsor history

Senior Foundation IP design expert at Alibaba's DAMO Academy: designs and delivers full-custom circuit IP (standard cells, SRAM, IO, analog/mixed-signal blocks like LDO and PVT sensors) for high-performance computing chips, covering PDK interpretation, PPA optimization, library delivery (LEF/GDS/Liberty), and sign-off verification with SPICE, Calibre DRC/LVS, and PVT corners.

Bash Perl Python Tcl Verilog

达摩院-SOC芯片设计专家-IOMMU方向

NewBe an early applicant APAC H-1B sponsor history

1. 负责 RISC-V IOMMU IP 的架构定义、微架构设计及RTL实现，确保满足芯片对设备内存的管理需求，满足项目PPA 要求。 2. 深入理解并实现 RISC-V IOMMU 架构规范，支持多级页表地址转换及权限管理，支持虚拟化扩展。 3. 负责 IOMMU IP 与 SoC 系统的集成，处理与 CPU、DMA、NoC 及 DDR 控制器的交互，满足 SoC 架构需求。 4. 主导 IP…

PCIe SystemVerilog Verilog

达摩院-Foundation IP 高级工程师/专家-计算技术

NewBe an early applicant APAC H-1B sponsor history

1. 负责基础工艺IP（Foundation IP）设计与交付，包括Standard Cell、SRAM、IO及其他数模混合 IP（如CML、LDO、PVT Sensor等） 2. 深入理解并解读Foundry PDK、工艺规则与特性，与工艺厂保持紧密技术协作，分析并解决与工艺波动、可靠性（EM/IR-drop/Aging 等）相关的设计挑战 3. 针对产品目标与工艺特性进行定制化电路设计，优化…

Bash Perl Python Tcl Verilog

达摩院-SOC IP 设计专家-计算技术

NewBe an early applicant APAC H-1B sponsor history

AI SoC前端设计工程师，专注于高性能IP设计与优化。该职位将参与SoC关键IP设计、优化和集成，推动AI SoC的高效能、高安全性与低功耗设计。 1、负责AI SoC关键IP设计，负责RTL设计与优化，确保IP的高效实现，满足PPA（性能/功耗/面积）需求 2、参与IP设计验证，制定测试计划，支持功能验证和性能优化 3、与SoC架构团队合作，定义IP功能需求和SoC级集成方案…

AI SystemVerilog Verilog

达摩院-SoC芯片设计专家-计算技术

NewBe an early applicant APAC H-1B sponsor history

● 负责SoC架构定义，IP 选型，RTL 设计及编码实现，SoC集成等工作。 ● 设计SoC时钟/复位时钟/低功耗/调试等方案。 ● 协同物理设计工程师进行SoC 性能/功耗/面积评估和优化工作。 ● 协同验证工作师进行SoC验证工作。 ● 电子、计算机等相关专业，硕士及以上学历，8年及以上SoC前端设计经验，5年以上SOC集成经验。 ● 输入理解前端ASIC设计流程。 ● 扎实的RTL逻辑设计及编码能力。 ●…

Credo Technology Group

Sr. Staff Design Engineer

NewBe an early applicant On-siteNorth AmericaStaff

Team Credo is seeking a Sr. Staff Design Engineer to drive both hands-on digital ASIC design and strategic architecture direction for our High-Performance Network Interface IP portfolio. This role has direct impact on…

AI Analytics Asic Bash Ethernet +12 skills

Senior FPGA & Firmware Engineer - SDR

Open 55d HybridNorth AmericaSenior H-1B sponsor history

Senior FPGA engineer implementing digital signal processing for software-defined radios on Zynq UltraScale+ MPSoC, using MATLAB/Simulink, VHDL/Verilog, and Xilinx Vivado in a hybrid role based in Boston or Scottsdale.

AI Ccpa Claude Code Cloud Data Pipelines +17 skills

141K – 226K $

Spacecraft Electronics Engineer

Open 95d EuropeFull-time

Designs and integrates electronics for satellites, including PCBs, sensors, radios, and power systems, using Altium Designer and collaborating with software and mechanical teams.

Altium Analytics Cloud C++ Design for Manufacturing (DFM) +12 skills

Fraunhofer-Institut für Integrierte Schaltungen IIS

Embedded System Engineer – Secure GNSS Solutions (all genders)

NewBe an early applicant HybridEuropePart-time

Welcome to the Fraunhofer Institute for Integrated Circuits IIS As the largest institute within the Fraunhofer-Gesellschaft, we have been conducting research for over 30 years in diverse fields such as artificial…

AI CI/CD C++ Cryptography Embedded Software +11 skills

FPGA Engineer в продуктову компанію

NewBe an early applicant EuropeFull-time

FPGA Engineer at a MilTech product company with its own R&D and production facilities, based in its Kyiv office. Day to day: developing and optimizing DSP algorithms on FPGA for navigation and communication signals, integrating them with RF frontends and embedded control systems, using Verilog/SystemVerilog plus MATLAB/Simulink or Python for algorithm modeling.

FPGA MATLAB Python Simulink SystemVerilog +1 skills

Advanced Micro Devices, Inc

Sr Manager - DFT

NewBe an early applicant APACSenior

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies…

AI Automation JTAG Perl Python +6 skills

Electrical Engineer

NewBe an early applicant RemoteEuropeContractMiddle

Team Summary The team develops cutting-edge methods and circuit solutions for reducing the energy consumption of battery-powered devices. We focus on creating comprehensive power models and rigorously testing samples…

Automation CAD Corrective Action Design for Manufacturing (DFM) FPGA +9 skills

FPGA Developer

Open 136d RemoteWorldwide

FPGA engineer on a high-frequency trading team, designing and optimizing hardware for ultra-low-latency trading systems — protocol parsing, order entry, market data processing, timing closure and latency tuning. Core stack: Verilog/SystemVerilog, Xilinx Vivado / Altera Quartus, ILA/SignalTap debug and Questa/ModelSim simulation. Fully remote worldwide.

Analytics C++ FPGA PCIe Python +4 skills

Early Career - SoC Digital Design Engineer (M, F, D)

Imagine what you could do here. At Apple, new insights have a way of becoming phenomenal products very quickly. Do you want to bring passion and dedication to your job? There’s no telling what you could accomplish at…

C++ Perl Python Rtl Tcl +1 skills

Advanced Micro Devices, Inc

2027 Student Engineer - CPU Design Verification

New EuropePart-time

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies…

AI C++ OOP Perl Python +2 skills