Senior Layout Designer on TriEye's Chip Design team in Tel Aviv, owning physical implementation of pixel and large analog blocks for a CMOS-based SWIR image sensor — building, integrating, and physically verifying layouts in Cadence while collaborating with analog/digital teams, outsourcing partners, and the fab. Requires 8+ years of analog/mixed-signal layout experience.
Sign in to see your match