Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Cloud AI/ML Engineer operationalizing machine learning models into production batch jobs using Python, PySpark, and AWS within an agile team at a large healthcare services organization.
Designs and verifies ASIC/FPGA hardware for Boeing’s aerospace and space electronics, including satellite systems and aircraft components, using SystemVerilog, UVM, and hardware emulation tools.
ASIC/FPGA design and verification engineer developing digital ICs/SoCs for Boeing's satellite and avionics programs in Mountain View, CA, using Verilog/VHDL/SystemVerilog, UVM, and ARM IP.
Systems Development Engineer on AWS's Amazon Dedicated Clouds team, supporting U.S. Intelligence Community and Defense agencies in air-gapped regions. Day-to-day work involves troubleshooting production issues, building monitoring solutions, automating processes, and maintaining internally developed code in Perl, Ruby, C/C++, Java, and Python.
Sr. Network Engineer specializing in Juniper operating systems (MX, PTX, ACX), providing white-glove troubleshooting and root-cause analysis for high-priority network issues on large-scale IP networks using routing protocols like BGP, OSPF, IS-IS, and MPLS.
Senior Network Engineer at HPE focused on Juniper operating systems (MX, PTX, ACX), troubleshooting and resolving high-priority network issues for top-tier customers using deep routing protocol expertise (BGP, OSPF, IS-IS, MPLS).
Architect GPU boot, PCIe/CXL enumeration, and capability discovery at NVIDIA, building C++ functional and performance models and collaborating with global HW/SW/verification teams.
NVIDIA is in search of an HPC Deployment Manager to bolster our NVIDIA Infrastructure Specialists division! Across academia and industry, NVIDIA's products are driving ground-breaking advancements in deep learning,…
The Program Lead/System Engineer position will oversee the management of the system level requirements, and the performance of integration, verification, and user acceptance testing to ensure that the design,…
An on-site penetration tester supporting NATO military exercises with red/blue team operations, web and infrastructure penetration testing, and security design reviews in Mons, Belgium.
Perform hands-on penetration testing for web apps, infrastructure, and networks while advising on security design and compliance with NATO policies.
Summer 2027 intern working in team-based challenge projects to build software solutions for complex government customer problems, using languages like Java, Python, C++, and JavaScript along with machine learning and data mining techniques.
Summer intern developing breakthrough software solutions for client challenges in a competitive team-based accelerator program, using languages like Java, Python, and C++ along with machine learning and data algorithms.
As a Cybersecurity Analyst Intern, you'll research and analyze security threats, document findings, and collaborate on solutions using scripting languages (e.g., Python) and Microsoft Office, while gaining hands-on experience in real-world cybersecurity scenarios.
Lead RTL-to-GDSII physical design implementation for next-gen high-performance processor/ASIC chips, managing teams, methodology, and tapeouts using advanced EDA tools and scripting (Tcl, Python, Perl).
Lead physical design methodology and RTL-to-GDSII implementation for next-generation high-performance processor/ASIC chips in leading-edge CMOS process technology.
Senior Staff Engineer performing physical design (place-and-route, static timing, physical verification) on next-generation high-performance processor/ASIC chips using EDA tools, with automation scripting in Shell, Python, and TCL.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Overview: This role sits at the intersection of deep protocol expertise and direct partnership with our…
ATE Test Engineer bridging design, automated test equipment, and IC failure analysis—developing test vectors, patterns, and custom hardware on Advantest PS5000 and Teradyne UltraFLEXplus platforms for high-performance silicon defect diagnosis.
Lattice Overview There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers.…
We couldn't check your fit for this role — add a CV to your profile to see it next time.
