Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Verify GPU memory subsystem and interconnect IP designs using SystemVerilog/UVM, testplans, and coverage-driven flows to ensure correctness and performance.
Design and verify mixed-signal ICs for current sensing, using RTL, SystemVerilog, VHDL, and UVM to ensure first-pass silicon success.
Designs and verifies mixed-signal ICs, leading pre-tapeout simulations and regressions to ensure silicon meets specs and is manufacturable.
Design verification engineer building and debugging custom silicon for AI hardware using SystemVerilog, UVM, and formal tools.
A leading recruitment agency is looking for a Principal/Lead SoC Design Verification Engineer in Sunnyvale, California. In this role, you will lead verification processes, manage teams, and work closely with hardware…
Seit 1948 ist die DENK PHARMA als Familienunternehmen in mehr als 80 Ländern tätig. Unter unserem Slogan "Quality for your Health – Made in Germany" schaffen wir für alle Kunden mit unseren Produkten Zugang zur…
Build and debug FPGA-based emulation platforms (Synopsys HAPS) to validate complex SoC/ASIC designs and enable early software execution before silicon tape-out.
Verify and validate AMD’s next-gen GPU and SOC designs using Verilog/SystemVerilog, UVM, and emulation platforms like Veloce/Zebu to ensure functional correctness and performance.
Continue to make an impact with a company that is pushing the boundaries of what is possible. At NTT DATA, we are renowned for our technical excellence, leading innovations, and making a difference for our clients and…
Make an impact with NTT DATA Join a company that is pushing the boundaries of what is possible. We are renowned for our technical excellence and leading innovations, and for making a difference to our clients and…
Design Verification Engineer at Cisco in Armenia builds and runs testbenches in SystemVerilog to validate ASIC designs, debug with DVE/Verdi, and script in Tcl/Python/Perl.
Design and verify high-performance network switch ASICs using SystemVerilog, UVM, and C++, developing complex verification environments and test plans.
Designs and verifies hardware security IP for SoCs, including cryptography, key management, and secure boot, using Verilog and SystemVerilog.
Leads SoC-level verification for a semiconductor company’s edge AI processor (GPNPU), designing testbenches, verifying subsystems (NoC, PCIe/UCIe, DDR), and ensuring hardware-software co-simulation coverage using UVM, Verilog, assembly, and Python.
Design and verify security IP for SoCs, focusing on cryptography, key management, secure boot, and hardware root of trust using UVM, SystemVerilog, and C.
Design and run verification environments for next-gen eFPGA and SoC IP using UVM, SystemVerilog, and assertions to ensure silicon tape-out quality.
Lead Software Engineer specializing in Verification IP (VIP) development for electronic design software, focusing on layered protocols like UCIe, PCIe, CXL, and Ethernet using SV/UVM, with hands-on C/C++ scripting and cross-functional collaboration.
Join Kyocera International, Inc. We’re hiring a Senior Principal Engineer Digital ASIC Design at our San Diego, CA facility! Salary Range: $214,000 - 348,000 annually (Final offer based on experience, education,…
Designs and verifies hardware components for Microsoft's cloud infrastructure, focusing on formal verification methods and AI-driven solutions to ensure chip reliability and performance.
Logicc ist die zentrale KI-Plattform für Unternehmen – wir bringen alle führenden KI-Modelle von ChatGPT, Claude, Gemini und weiteren in einer DSGVO-konformen Lösung zusammen. Bereits über 800 Unternehmen vertrauen auf…
We couldn't check your fit for this role — add a CV to your profile to see it next time.
