Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Leads quality assurance for a women’s health medtech company, ensuring FDA/ISO compliance and overseeing GXP systems, audits, and product release for drug-device combination products.
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into…
Ardelyx is a commercial-stage biopharmaceutical company focused on redefining treatment approaches for patients with significant unmet medical needs. By combining scientific innovation with a collaborative,…
Account Executive (m/f/d), Enterprise B2B SaaS Global enterprise brands come to us for something they cannot get anywhere else: a live view of what their competitors send directly to consumers. As Account Executive you…
Design and verify mixed-signal ASICs and ROICs for image sensors, including analog signal chains, low-power ADCs, and system-level simulations using Cadence, MATLAB, and Python.
Lead mixed-signal IC design for advanced image sensors, guiding teams through full ASIC/ROIC development from architecture to validation in a hybrid role.
Job Details: Job Description: Join Intel and build a better tomorrow. What we do: The Intel Foundry MDCE and Logic Technology development (LTD) organizations delivers process technology innovation to drive Intel's…
Designs and verifies analog/mixed-signal layouts for memory chips, ensuring DRC/LVS compliance and collaborating with global teams to support AI and high-performance computing solutions.
Senior consultant designs digitalization roadmaps for process-industry clients, aligning AspenTech’s portfolio (e.g., supply-chain optimization, asset performance) with executive priorities to win large deals.
Fairchild Imaging, headquartered in San Jose, California is a specialty image sensor design and manufacturing company with deep experience in developing leading edge performance CMOS image sensors. Our portfolio of…
Design and verify modem IP and subsystems for Amazon’s LEO satellite network using UVM, SystemC, and Matlab to ensure reliable connectivity for remote users.
Sr Staff Mask Design Engineer Location: Bengaluru, KA, in Company Description Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world,…
About Scrunch Scrunch, a Sitecore company, is on a mission to bring brands to an AI-first future—where people increasingly rely on LLMs to discover, understand, and act on information that matters to them. As AI search…
Design physical layouts for SRAM and custom memory blocks using Cadence Virtuoso, verify with DRC/LVS, and collaborate with global teams to meet performance and manufacturability targets.
Designs low-power analog PLL/DLL/LDO and data-converter IPs for Qualcomm SoCs, using SPICE, Virtuoso, and FinFET processes.
Designs and verifies chip-level layouts and floorplans for analog, mixed-signal, or RF blocks using tools like Cadence and LVS, ensuring compliance with design rules and project specs.
Senior engineer validating and debugging advanced 5G silicon chips using automated test equipment, test hardware/software, and DFT techniques.
Designs and verifies DFT logic for cutting-edge 5nm/3nm ASICs using Mentor/Synopsys flows, including scan, MBIST, and ATPG, and supports ATE bring-up.
We couldn't check your fit for this role — add a CV to your profile to see it next time.
