Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Designs and verifies DFT logic for cutting-edge 5nm/3nm ASICs using Mentor/Synopsys flows, including scan, MBIST, and ATPG, and supports ATE bring-up.
Over 50,000 customers globally trust our end-to-end, cloud-driven networking solutions. They rely on our top-rated services and support to accelerate their digital transformation efforts and deliver unprecedented…
Electronics Design Engineer Location: Princeton, NJ, US Employment Type: FULL_TIME Overview SRI’s Integrated Systems & Solutions Division designs leading-edge R&D technologies that power the systems end users…
Designs and verifies analog and mixed-signal ICs to emulate obsolete microcircuits for defense systems, using tools like Verilog/VHDL and Python.
Designs and models analog/mixed-signal CMOS circuits for imaging sensors, using Cadence Virtuoso and SPICE tools, and collaborates with cross-functional teams.
Designs and verifies custom IC layouts for analog and digital circuits using Cadence Virtuoso and Mentor Calibre, including PLLs, DACs, and high-speed signaling blocks.
Act as the API Technical Lead , working with global teams and external Contract Manufacturing Organisations (CMOs). Lead API source changes, technical transfers and qualification of alternative suppliers , including…
Lead supply-chain projects for drug-substance manufacturing, coordinating CMOs and internal teams to design and implement compliant, end-to-end logistics and inventory solutions.
We are a global digital agency comprised of strategists, creatives, media experts, data scientists, and engineers driven by one common purpose — accelerate business growth through marketing and digital transformation.…
Designs and lays out CMOS and metallization test structures for semiconductor R&D, using EDA tools like Cadence Virtuoso and Calibre to enable DRAM/NAND process development and reliability analysis.
Lead cross-functional teams to develop and optimize DRAM design rules and test structures, ensuring manufacturability and PPAC (Performance, Power, Area, Cost) targets across global engineering groups.
Designs and optimizes analog power-management circuits (bandgap, regulators, amplifiers) for advanced DRAM chips using industry-standard simulators and layout tools.
ENGINEER, QEM PQE QUALITY Location: Fab 10N/X, Singapore Time Type: Full time Job Description Our vision is to transform how the world uses information to enrich life for all. Join an inclusive team passionate about…
Design and optimize DRAM RTL blocks using AI-driven tools, then integrate and verify them through full-chip flows including CDC, synthesis, and STA.
Designs and integrates analog circuits (amplifiers, LDOs, oscillators) and custom digital blocks for DRAM products, using AI tools to optimize power, performance, and area.
DMTS, DRAM Systems Location: San Jose, CA, Folsom, CA Time Type: Full time Job Description Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in…
Principal RTL Design Engineer at Micron leads DRAM digital and mixed-signal IP development, owning RTL design from architecture to silicon-ready signoff while optimizing power, performance, and area.
Designs and optimizes DRAM circuits for HBM memory products, simulating analog/digital components and floor-planning to ensure functionally correct, high-speed designs.
About Us Legis1 (legis1.com) is an AI-driven news, data, and analytics platform covering Congress, lobbying, and the legislative process, serving Capitol Hill and the government affairs community. AllCiv (allciv.com)…
We couldn't check your fit for this role — add a CV to your profile to see it next time.