Senior ASIC Design Verification Engineer who owns all aspects of digital SoC verification for automotive Ethernet networking semiconductors — planning and executing the full verification flow from spec to coverage to gate-level sim and debugging simulation failures alongside architects, designers and SW engineers. Core stack: SystemVerilog/UVM, Python, TCL, C/C++.
Sign in to see your match