Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible…
Designs RTL for complex digital and mixed-signal blocks on AMD's FPGA/adaptive computing silicon programs, carrying IP from RTL development through GDS implementation. Works with Verilog/SystemVerilog, UVM verification, EDA tools (Synopsys, Cadence), and scripting (Perl, Tcl, Shell, Python) in a hybrid San Jose role.
Leads verification of high-performance RISC-V CPU cores by developing and owning testbenches, debug infrastructure, and AI-assisted verification workflows.
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify…
Leads a team of Verification Engineers to shape test strategies for AI hardware, validating functionality and performance of AI cores. Core technologies include AI-specific data types, compute patterns, on-chip network validation, UVM, SystemVerilog, and cocotb.
Designs high-performance SoC and RTL components for AI chips using Verilog/VHDL, optimizing for power, performance, and area while collaborating across teams.
Lead the definition and RTL implementation of datacenter-class System IP (MMUs, interconnects, memory controllers, peripherals) for Tenstorrent's next-generation AI/RISC-V SoCs. Hands-on technical leadership in Verilog/SystemVerilog with protocols like AXI, PCIe, DDR, and USB, based hybrid in Bangalore.
Design verification engineer focused on unit-level verification of Tenstorrent's RISC-V CPU front end (instruction fetch, branch prediction, fetch control). Day to day involves building UVM testbenches, generating constrained-random and directed stimulus, developing C++ reference models, and driving coverage closure using SystemVerilog, UVM, C++, and tools like Verilator.
Leads Tenstorrent's Bangalore-based CPU core design verification team, owning verification strategy and execution for high-performance out-of-order RISC-V CPU cores from architecture through tapeout readiness, while hiring and mentoring engineers and coordinating with Santa Clara and Austin. Core tech: RISC-V, UVM/CVM, RTL, emulation, post-silicon debug, and AI-assisted DV workflows.
Tenstorrent is hiring a Front End Design Verification Engineer to verify the fetch unit (instruction fetch, branch prediction, decode, dispatch) of its next-generation high-performance RISC-V CPU cores. Day to day: developing verification strategies and UVM testbenches, creating tests, and debugging RTL/simulation failures using SystemVerilog, C/C++, and Python.
Design verification engineer at Tenstorrent verifying next-generation high-performance out-of-order RISC-V CPU cores: developing test plans, building SystemVerilog/UVM testbenches, and debugging RTL and simulation failures alongside architects and designers. Remote role based in North America or Spain; requires 6+ years of DV experience and C/C++ or Python skills.
Du übernimmst als erste Anlaufstelle unsere Kundenbetreuung am Telefon und per E-Mail und stellst sicher, dass alle Anliegen zuverlässig aufgenommen, bearbeitet und nachverfolgt werden. Du leitest Anfragen zu…
Unterstützung des Business Development Directors im operativen Tagesgeschäft Unterstützung bei Lead Generation, Neukundengewinnung und der Weiterentwicklung bestehender Kundenbeziehungen Koordination und Unterstützung…
Build and debug FPGA-based emulation platforms (Synopsys HAPS) to validate complex SoC/ASIC designs and enable early software execution before silicon tape-out.
🎁 Q4 JOINING BONUS Join BGSV by 31 December 2026 and receive a Joining Bonus equivalent to 1 month gross salary , subject to program eligibility and terms & conditions. About the Role As a Senior IP Design…
A senior hardware design verification engineer on Google's Argos IP team ensures the functional correctness of custom YouTube video codec ASICs. Day to day they run an HLS-based verification flow spanning C/C++ GoogleTest, C/RTL co-simulation, and SystemVerilog/UVM testbenches, driving coverage closure and debugging across abstraction levels.
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative…
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into…
Job Details: Job Description: The Role and Impact As a Sr Deep Learning Hardware Verification Engineer, you will play a pivotal role in shaping the future of AI hardware by validating and optimizing next-generation NPU…
We couldn't check your fit for this role — add a CV to your profile to see it next time.