Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Design verification engineer at AMD building and maintaining test suites for next-gen CPU/DSP SoCs using SystemVerilog/UVM and scripting, ensuring functional and performance coverage.
Validate and bring up custom AI silicon from first power-on through production, testing boot, memory, interconnects, and high-speed interfaces while debugging cross-functional failures.
Let's distart! 🚀 - Schön, dass wir uns kennenlernen! Unser leistungsfähiges Team aus Leipzig hat sich der Mission verschrieben, unseren Kunden den Weg zu einem neuen beruflichen Leben zu ebnen – mit den…
ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And…
Design Verification Engineer builds and runs SystemVerilog/UVM testbenches to verify high-speed SerDes IP for PCIe, Ethernet, and other interfaces, debugging RTL and testbench issues.
The application window is expected to close on: 08/31/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . This is an onsite role and will require…
Design verification engineer building and running UVM/SystemVerilog testbenches for AR display ICs using Siemens Questa, plus coverage closure and automation in Linux.
Senior engineer verifying next-gen mobile GPU subsystems using SystemVerilog/UVM, C++, and constrained-random testing to ensure functional correctness and performance for Samsung’s Xclipse GPU.
Designs and verifies ASIC/FPGA digital architectures and RTL code for defense systems, integrating and testing FPGA modules in a lab using industry-standard tools.
Designs and verifies FPGA hardware using VHDL/Verilog/SystemVerilog, UVM testbenches, and Xilinx tools, while guiding a remote verification team on DO-254 processes.
Systemingenieur/-in Electronic Warfare (EW) (d/w/m) Location: Manching Time Type: Full time Job Description Job Description: Zur Unterstützung des TOR & UAS System Designs sucht Airbus Defence and Space eine/-n…
#ETR18_Rotorcraft Cyber Security Architekt (m/w/d) Location: Donauwörth Time Type: Full time Job Description Job Description: Am Airbus Helicopters-Standort in Donauwörth suchen wir zum nächstmöglichen Zeitpunkt zur…
You lead the lifecycle of textile products, from trend analysis and design to supplier negotiations and production release, ensuring quality and sustainability in a hybrid role.
enua ist ein ganzheitlicher Hersteller für medizinisches Cannabis in Deutschland und gehört zu den Top 3 Anbietern im Markt. Unsere Vision ist es, Menschen einen nachhaltigen Zugang zu Cannabis zu verschaffen. Wir sind…
Senior Engineer, Digital Design Engineering Location: Spain, Valencia, Cortes Valencianas, Italy, Catania, Ireland, Cork Time Type: Full time Job Description About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is…
Mechanical Systems Integration Engineer – Focus Air Conditioning / ATA 21 (d/m/w) Location: Bremen Area Time Type: Full time Job Description Job Description: Airbus Defence and Space sucht einen Mechanical Systems…
Cyber Security Integrator (d/m/w) Location: Immenstaad am Bodensee Time Type: Full time Job Description Job Description: Du möchtest Anlagen in den Bereichen Verteidigung und Luft- und Raumfahrt vor Cyberangriffen…
Designs and verifies digital circuits for FPGA and ASIC implementations, coding HDL modules and collaborating with cross-functional teams to meet performance and reliability targets.
Leads a hardware design team developing 5G baseband IP for satellite-based base stations, focusing on power efficiency and delivery of Layer 1 IP using RTL, FPGA, and ASIC techniques.
Designs and implements FPGA/ASIC hardware for satellite-based 5G base stations, focusing on signal processing and power efficiency using Verilog/SystemVerilog and EDA tools.
We couldn't check your fit for this role — add a CV to your profile to see it next time.