Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Backend engineer responsible for synthesis (RTL to gate-level), DFT tasks (scan insertion, ATPG, MBIST), and STA/timing closure on large-scale chips at 28nm or below, collaborating with RTL and PnR teams.
SC cleared DevOps Engineer | 3 days onsite Newcastle | £500 InsideIR35 | 6 months initial contract Key requirements: - 5 years of DevOps experience - Knowledge of implementing CI/CD pipeline processes for various…
Designs, deploys, and maintains private cloud infrastructure at Apple scale, ensuring high availability, security, and automation for privacy-preserving cloud services. Core focus: SRE principles, distributed systems, and cloud-native tools.
QA General Engineer combining functional testing of a complex financial service and its UI with automation, analyzing large log files and configurations using Robot Framework, Playwright, and Python.
Designs and verifies next-gen ASIC/FPGA SoCs using SystemVerilog/UVM, ensuring bug-free silicon by collaborating across global teams.
Operations Data Analyst focused on Microsoft Power Platform (Power BI, Power Apps, Power Automate, Dataverse) for building dashboards, data governance, audit tracking, and automated reporting routines.
Builds and optimizes developer productivity tools, CI/CD pipelines, and automation platforms using AI-driven self-service solutions; owns end-to-end systems for developer workflows and infrastructure.
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission.…
Staff Digital Design Engineer responsible for all aspects of digital design in 3D NAND Flash memory, including micro architecture, RTL design in Verilog, verification, synthesis, DFT, and timing analysis from RTL to GDSII.
Our Solution Engineering division is seeking a skilled verification engineer to develop testbenches and test suites to join our diverse team. Arm’s hardware is at the heart of the computing and connectivity revolution…
Senior Physical Design Engineer responsible for full-chip and block-level physical implementation (RTL to GDSII) of next-gen transceiver IPs at TSMC 3nm/5nm nodes, using tools like ICC2, Innovus, and Calibre, with a focus on timing/power closure and tapeout signoff.
Drive post-silicon productization of bitcoin mining ASICs from bring-up through mass production, developing ATE test programs, optimizing yield, and performing silicon data analysis across cross-functional teams.
ASIC chip design intern in NVIDIA's Switch Silicon group, working on full-chip design flow automation, verification test facilities, and collaboration across architecture and firmware teams.
Senior System Software Engineer focused on AUTOSAR architecture for NVIDIA’s DRIVE OS, adapting solutions for automotive platforms with diverse sensors. Core work involves AUTOSAR evolution, cross-team technical issue resolution, and influencing next-gen hardware/software architectures.
The Senior Software Engineer will design and develop a Real-Time SDK and associated server-side infrastructure for financial market data. The role focuses on C/C++ development, low-level networking, and cloud-based deployment automation.
The DevOps Engineer will manage and evolve infrastructure and deployment pipelines using cloud platforms, containerization, and automation tools. The role involves building secure, scalable infrastructure and collaborating with cross-functional teams to ensure operational excellence.
Designs and maintains middleware infrastructure (WebSphere, JBoss, Tomcat, Apache) to support Bank of America’s financial systems, ensuring high availability, security, and compliance with enterprise standards. Focuses on automation, deployment tools, and cross-team collaboration for scalable solutions.
*****FRESH GRADUATES ARE WELCOME***** An expansion IT company that requires the incumbent to support and manage the implementation of various HR initiatives and programs to support the business which include…
THE ROLE: You will plan, develop, and execute the SoC verification of new and existing features for AMD’s ASIC and FPGA SoCs, ensuring there are no bugs in the final design. THE PERSON: You have a passion for…
Job Description :- Good programming experiences on the following skillsets :- TeamSite SitePublisher pages, components, templates TeamSite Externals, controllers TeamSite Form API, and Forms publisher API Workflow…
We couldn't check your fit for this role — add a CV to your profile to see it next time.