Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Leads verification of cutting-edge FPGA and ASIC solutions for PCIe and CXL-based IP, collaborating with global teams to ensure first-pass silicon success using UVM and SystemVerilog.
OMR Education ist die erste Adresse für lebenslanges Lernen im digitalen Marketing. Wir helfen Unternehmen und Professionals dabei, in einer sich ständig wandelnden Digitalwirtschaft nicht nur Schritt zu halten,…
Du bist aktiver Teil des IT Service Desk Teams und bearbeitest Second- und Third-Level-Incidents Du stellst die effiziente, zuverlässige und SLA-konforme Bearbeitung der Dir zugewiesenen Tickets sicher und behältst…
Principal Engineer responsible for verifying complex microcontroller and microprocessor designs using UVM, SystemVerilog, and EDA tools to ensure correct, safe, and secure SoC functionality.
Designs and executes verification plans for custom silicon components using SystemVerilog, UVM, and scripting languages to ensure high-performance, low-power hardware for Google's products.
Develops and adapts FPGA-based video processing pipelines, implements designs on hardware, and collaborates with software teams using VHDL/Verilog, C/C++, and Python.
Lust auf neueste Technologien, spannende Projekte und ein tolles Team, das dich gerne in seiner Mitte willkommen heißt? Perfekt. Dann komm zu uns! Du bewirbst dich auf eine Stelle bei der Technica Engineering GmbH.…
Design Verification Engineer at Bitdeer in Singapore who builds and runs test environments for ASIC chips and AI cloud hardware using UVM, SystemVerilog, and formal tools to ensure functional correctness before silicon.
Change the world. Love your job. The Battery Charging Products group at Texas Instruments is looking for a candidate that is interested in working in a challenging, fast-paced environment. As a digital design engineer,…
AIML enhanced Design/Verification Methodology EngineerThis role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global…
Design Verification ManagerThis role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company…
Date Posted: 2026-07-21

 Country: United States of America

 Location: US-CA-EL SEGUNDO-E01 ~ 2000 E El Segundo Blvd ~ BLDG E01

 Position Role Type:…
Senior Design Verification EngineerThis role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the…
Designs and implements FPGA-based modem chains for a LEO satellite system using SDR, focusing on high-throughput, secure communications and waveform flexibility.
Designs and runs UVM-based verification environments for AMD/Xilinx FPGAs in flight-critical avionics, using SystemVerilog, UVM, and coverage-driven flows to meet DO-254 safety standards.
Senior Analyst Investment Finance develops Python-based tools to integrate and manage financial transaction data for bank interfaces, automating migrations and optimizing processes for Wealth Management clients.
Cleos Welt ist ein junges, schnell wachsendes Start-up aus Hamburg. Unser Antrieb: Wir möchten dazu beitragen, dass Tiere Zugang zu einer besseren medizinischen Versorgung erhalten. Dafür entwickeln wir digitale…
The application window is expected to close on: 08/31/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . Meet the Team Cisco’s Client Optics Group…
We couldn't check your fit for this role — add a CV to your profile to see it next time.