Renesas is hiring a Senior Analog Design Engineer in Chandler, AZ to own CMOS analog and mixed-signal circuit blocks (amplifiers, LDOs, references, oscillators, bias circuits) for power-management ICs from specification through silicon characterization and production. Core work centers on transistor-level design and simulation in the Cadence EDA environment, layout collaboration, and lab debugging
Sign in to see your match