Principal-level architect who designs Ethernet routing engines and PCIe Gen5/6 subsystems for automotive zonal/central-compute SoCs serving autonomous-driving and cockpit controllers. Day-to-day work centers on L2/L3 switch fabric design with TSN, ASIL functional-safety mechanisms, and NoC/AXI/CHI interconnect architecture.
Sign in to see your match