Architects and implements complex digital blocks for Astera Labs' AI connectivity silicon, owning designs from micro-architecture and RTL through timing closure, DFT, verification, and post-silicon bring-up for protocols like PCIe Gen 6/7, CXL, UALink, UCIe, Ethernet, and DDR, using Cadence/Synopsys flows on advanced CMOS nodes.
Sign in to see your match