Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Senior engineer verifying complex chip designs for Microsoft's cloud hardware, using UVM-based test environments and AI tools to ensure quality and performance of fabric interconnects and protocols like CHI and AMBA.
Verifies complex digital design blocks for Google's TPU data-center AI/ML accelerator ASICs — planning verification scenarios, building SystemVerilog/UVM environments, writing coverage, debugging with design engineers, and closing coverage toward tape-out and silicon bring-up.
Join our Team About this opportunity: Are you passionate about driving innovation and working on groundbreaking 5G and 6G mobile communication solutions? Do you thrive in a flexible working culture, where new…
Als Controller (m/w/d) Finance & Controlling übernimmst du eine zentrale Rolle im Controlling unserer Unternehmensgruppe. Du analysierst wirtschaftliche Entwicklungen, schaffst Transparenz für fundierte…
Integriertes Managementsystem - Pflege, Kontrolle, und Weiterentwicklung des Integrierten Managementsystems (IMS) sowie aller Unternehmens-, Produkt- und Materialzertifizierungen Organisation von Audits - Vorbereitung,…
Designs and implements FPGA verification environments for 5G/6G radio and compute products using SystemVerilog, UVM, and industry tools.
proSicherheit GmbH, a certified German security services company, is hiring security officers (m/f/d) for a fixed site in Kaltenkirchen/Nützen. Daily work covers access control of people and vehicles, patrol and lock-up rounds, reporting, and incident response in factory and premises security. Requires a §34a GewO qualification and German at B2 level.
Design Verification Engineer verifying custom silicon and IP for Microsoft’s cloud hardware using UVM/C, pre- and post-silicon testing, and collaborating with architecture and design teams.
Renesas has a growing presence in India with HC approaching 1000+ and significant presence with active government and university collaboration as well as OSAT footprint (JV with CG India). With the growing importance…
We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis…
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into…
Principal SoC Verification About GlobalFoundries GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s…
Date Posted: 2026-09-09

 Country: United States of America

 Location: US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

 Position Role Type:…
Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most…
Introduction of the job As an FPGA Design and Verification Engineer, you will specify, design, develop, realize, integrate, and test modules and tools in a multi-disciplined team, collaborating closely with…
The Allegro team is united by a clear purpose—advancing technologies that make the world safer, more efficient, and more sustainable. With over 30 years of experience in semiconductor innovation, we bring that purpose…
Meet the Team We are part of the Common Hardware Group, with our team specializing in FPGA development. Our work spans both sophisticated data-path and challenging control-path FPGAs. The design process includes…
Summary: VIAVI (NASDAQ: VIAV) is a global provider of network test, monitoring and assurance solutions for telecommunications, cloud, enterprises, first responders, military, aerospace, and railway. VIAVI is also a…
We couldn't check your fit for this role — add a CV to your profile to see it next time.