Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Senior engineer building and improving ASIC verification infrastructure, CI/CD flows, and AI-assisted debug tools for GPU development at NVIDIA.
Senior DevOps engineer building deployment and automation pipelines for gaming systems and internal tools at a global casino technology provider.
Designs and verifies semiconductor chip layouts for communications devices, using RTL-to-GDS flows, static timing analysis, and scripting in Python/TCL/Perl.
Principal Product Engineer at Cadence to drive backend design flows in Virtuoso for advanced process nodes, combining IC layout, automation, and customer engagement.
Designs and builds cyber tools for network operations, using languages like C, C++, Python, and .NET to create secure software and analyze data flows.
Builds secure payment software in languages like Java and Python, refactors code, and follows secure coding standards for Mastercard’s global digital payments systems.
Build and maintain secure payment software in Java/JavaScript/SQL, refactor code, and follow agile practices for Mastercard’s global digital payments systems.
Lead Platform Engineer builds and maintains Mastercard’s DevOps automation, CI/CD pipelines, and infrastructure-as-code using Jenkins, Chef, Ansible, and Terraform to streamline software delivery.
Lead verification of DDR5/LPDDR5 memory interfaces for AMD server chips using SystemVerilog, UVM, and C/C++; mentor engineers and align firmware/software with hardware requirements.
Develops embedded software for tactical radio systems, working with C++, C#, Java, Python and real-time OS like VxWorks, integrating hardware and software for defense applications.
Senior engineer developing and testing semiconductor design components (LVS/PERC) for Process Design Kits (PDK) using EDA tools like Cadence Virtuoso.
Designs and verifies digital RTL subsystems for semiconductor products, using SystemVerilog/Verilog and collaborating with architecture and verification teams.
Design Verification Engineer at AMD builds and runs SystemVerilog/UVM testbenches to validate DDR5, LPDDR5, and DFI memory interfaces for server products, collaborating with hardware, firmware, and software teams.
Build and maintain distributed systems that protect Yahoo Mail from spam and deliver billions of messages daily using Java/Go, cloud-native tools, and AI-assisted development.
Job Title : Linux Security Engineer Location : New York City, NY (Hybrid) Duration : 12 months Ideal: Highly experienced UNIX/Linux systems/security engineer proficient in C systems and network programming and systems…
Design and implement cloud-based delivery environments, automate deployments with Ansible/Terraform, and support CI/CD pipelines for DevOps teams using Docker, Kubernetes, and GCP/AWS.
Design Verification Engineer at Cerebras building and validating the world's largest AI chip, ensuring first-silicon success through SystemVerilog/UVM testbenches and cross-functional collaboration.
Build and maintain low-latency C++ systems that resolve financial instrument data at scale, using CI/CD and modern OOD practices to power global investment workflows.
Maintain and deploy Murex MX.3 environments for financial clients, automate configurations with DevOps tools, and support upgrades and migrations using scripting and RDBMS operations.
About CLS: CLS is the trusted party at the centre of the global FX ecosystem. Utilized by thousands of counterparties, CLS makes FX safer, smoother and more cost effective. Trillions of dollars’ worth of currency flows…
We couldn't check your fit for this role — add a CV to your profile to see it next time.
