Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Leads the design and delivery of FPGA-based security solutions using VHDL, Xilinx toolchains, and embedded software integration in a regulated environment.
The Electronic Warfare Division of Leidos is seeking a Hardware Design Engineer to support Circuit Board and FPGA Firmware Design Engineering work with a multi-disciplined design team (electrical engineers, systems…
SEI advances software engineering principles and practices and serves as a national resource in software engineering and computer security. The SEI works closely with academia, defense and government organizations, and…
The application window is expected to close on: 08/31/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . Meet the Team Join the Cisco Silicon One…
We are now looking for a Senior ASIC Engineer! NVIDIA is searching for an outstanding ASIC Engineer to build and implement an MMU for the world’s top SoCs and GPUs. This position provides an opportunity to influence a…
Job Details: Job Description: Develops the logic design, register transfer level (RTL) coding, and simulation for FPGAs to generate cell libraries, functional units, IP blocks, and subsystems for integration in full…
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative…
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software…
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Key Responsibilities Responsible for scheduling, designing, developing, and supporting IP models of system…
Develop low-level firmware for a novel optical LLM accelerator, orchestrating hardware execution and optimizing performance for AI inference workloads.
Leads verification of cutting-edge FPGA and ASIC solutions for PCIe and CXL-based IP, collaborating with global teams to ensure first-pass silicon success using UVM and SystemVerilog.
At Kepler Communications , we're not just imagining the future of on-demand space connectivity - we're leading it! Our mission is to provide real-time on-orbit connectivity for critical missions, enabling a new…
Designs and optimizes ultra-low-latency FPGA hardware and networking IP for financial trading systems, using VHDL/Verilog and tools like Xilinx Vivado.
Principal Engineer responsible for verifying complex microcontroller and microprocessor designs using UVM, SystemVerilog, and EDA tools to ensure correct, safe, and secure SoC functionality.
Leads a team designing custom silicon and edge AI hardware for Google's products, using SystemVerilog and RTL development to optimize performance and integration.
Develops and adapts FPGA-based video processing pipelines, implements designs on hardware, and collaborates with software teams using VHDL/Verilog, C/C++, and Python.
We couldn't check your fit for this role — add a CV to your profile to see it next time.
