Design Verification Engineer at MatX, an AI-chip company, owning subsystem- and chip-level verification of high-performance AI accelerator silicon: building testbenches and tests, driving coverage closure, and leading verification sign-off through design freeze and tapeout using SystemVerilog/UVM, formal and simulation, plus Python/C++.
Sign in to see your match