Entry-level (fresh graduates only) Packaging Engineer at Sandisk in Taichung, Taiwan, working on semiconductor package design and advanced substrate layout. Day to day involves drawing and modifying package/substrate designs in EDA tools (Cadence SIP/Allegro), routing planning, layer stack-up configuration, and DFM checks alongside cross-functional engineering teams.
Sign in to see your match