Senior ASIC physical design (place & route) engineer at BTA Design Services, fully remote from anywhere, working for a client building silicon for AI infrastructure. Owns backend implementation from netlist to GDSII on advanced FinFET nodes using Synopsys/Cadence flows: floorplanning, CTS, timing closure, ECOs, and IR-drop/power optimization.
Sign in to see your match