Front-end ASIC design engineer at Credo Technology Group who architects, implements, and verifies complex logic blocks for high-speed connectivity chips, supporting integration tasks (Lint, CDC, synthesis, ECO) through tape-out. Core technologies: Verilog/SystemVerilog RTL design and verification, UVM, and scripting in Python, Tcl, Perl, and shell.
Sign in to see your match