A senior analog/mixed-signal IC architect who owns the custom ASIC at the heart of an implantable neural-interface device: writing the chip-level design spec, personally designing critical low-noise, ultra-low-power analog blocks, driving verification, and leading tapeout and silicon bring-up. Core tools include Cadence Virtuoso/Spectre, Verilog-A/AMS, and SystemVerilog.
Sign in to see your match