FPGA engineer on a high-frequency trading team, designing and optimizing hardware for ultra-low-latency trading systems — protocol parsing, order entry, market data processing, timing closure and latency tuning. Core stack: Verilog/SystemVerilog, Xilinx Vivado / Altera Quartus, ILA/SignalTap debug and Questa/ModelSim simulation. Fully remote worldwide.
Sign in to see your match