Designs and verifies RTL for digital IP blocks and builds FPGA-based pre-silicon prototyping platforms for automotive ADAS SoCs at indie Semiconductor. Day to day: IP integration and benchmarking, glue logic and clocking, hw/sw partitioning, and silicon bring-up using Verilog, Vivado, C/Python, and Git.
Sign in to see your match