Leads the complete verification of InspireSemi's supercomputer 'cluster-on-a-chip' SoC — RISC-V cores, network-on-chip, and third-party IP — creating verification plans, testbenches, and automation with SystemVerilog/UVM and simulation tools like Xcelium, while building and mentoring an in-house verification team.
Sign in to see your match