美商賽發馥股份有限公司臺灣分公司
Open positions
1 job
3 views last week
Senior RTL Design Engineer - Cache Subsystem
APACSenior
Taiwan
Zhubei City, Hsinchu CountyThe Role: As a Cache Subsystem Microarchitect and RTL design engineer at SiFive you will be part of a team of engineers who are passionate about designing industry-leading CPU cores and cache subsystems, based on the…
Rtl