Senior ASIC digital design engineer at Meta working on interconnect and Network-on-Chip design. Day to day involves driving micro-architecture and RTL design and verifying complex IPs for low-power hardware accelerators, SoCs, and custom silicon supporting machine learning and network acceleration.
Connect over MCP — free, no account needed to search.